Skip to content

unit Mcu

ti.mcu.cc23xx/Mcu.em
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
package ti.mcu.cc23xx

from em.hal import McuI

from em.lang import Debug

module Mcu: McuI

    config noCache: bool
    config hasLfXtal: bool

end

def getResetCode()
    ## TODO -- implement
    return 0
end

def getStashAddr()
    ## TODO -- implement
    return null
end

def isWarm()
    ## TODO -- implement
    return false
end

def readEui48(dst)
    ## TODO -- implement
end

def reset(code)
    ## TODO -- implement
end

def startup()
    Debug.startup()
    if hasLfXtal
        ^^HWREG(CKMD_BASE + CKMD_O_LFINCOVR) = 0x001E8480 | CKMD_LFINCOVR_OVERRIDE_M^^
        ^^HWREG(CKMD_BASE + CKMD_O_LFCLKSEL) = CKMD_LFCLKSEL_MAIN_LFXT^^
        ^^HWREG(CKMD_BASE + CKMD_O_LFXTCTL) = CKMD_LFXTCTL_EN^^
        ^^HWREG(CKMD_BASE + CKMD_O_IMSET) = CKMD_IMASK_LFCLKGOOD^^
    else
        ^^HWREG(CKMD_BASE + CKMD_O_TRIM1) |= CKMD_TRIM1_NABIAS_LFOSC^^
        ^^HWREG(CKMD_BASE + CKMD_O_LFCLKSEL) = CKMD_LFCLKSEL_MAIN_LFOSC^^
        ^^HWREG(CKMD_BASE + CKMD_O_LFOSCCTL) = CKMD_LFOSCCTL_EN^^
        ^^HWREG(CKMD_BASE + CKMD_O_LFINCCTL) &= ~CKMD_LFINCCTL_PREVENTSTBY_M^^
        ^^HWREG(CKMD_BASE + CKMD_O_IMSET) = CKMD_IMASK_LFCLKGOOD^^
    end
    ^^HWREG(CLKCTL_BASE + CLKCTL_O_IDLECFG)^^ = 1 if noCache
    ^^HWREG(VIMS_BASE + VIMS_O_CCHCTRL)^^ = 0 if noCache
end

def shutdown()
    ## TODO -- implement
end